

INFORMATION DISCLOSURE STATEMENT BY APPLICANT
(Use several sheets if necessary)

RECEIVED

APR 25 2002

Applicants
Shubhendu S. MUKHERJEE et al.Filing Date
April 19, 2001Group
2182COPY OF PAPERS
ORIGINALLY FILED

REFERENCE DESIGNATION U.S. PATENT DOCUMENTS

Technology Center 2100

EXAMINER INITIAL		DOCUMENT NUMBER	DATE	NAME	CLASS	SUB-CLASS	FILING DATE IF APPROPRIATE
BSO	AA	5,758,142	05/26/98	McFarling et al.	395	586	05/31/94
BSO	AB	5,933,860	08/03/99	Emer et al.	711	213	07/29/97

FOREIGN PATENT DOCUMENTS

		DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB-CLASS	Translation YES NO

OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.)

BSO	AC	M. Franklin, "Incorporating Fault Tolerance in Superscalar Processors," Proceedings of High Performance Computing, December, 1996.
BSO	AD	A. Mahmood et al., "Concurrent Error Detection Using Watchdog Processors - A Survey," IEEE Trans. on Computers, 37(2):160-174, February 1988.
BSO	AE	J. H. Patel et al., "Concurrent Error Detection In ALU's by Recomputing With Shifted Operands," IEEE Trans. on Computers, 31(7):589-595, July 1982.
BSO	AF	D. A. Reynolds et al., "Fault Detection Capabilities Of Alternating Logic," IEEE Trans. on Computers, 27(12):1093-1098, December 1978.
BSO	AG	E. Rotenberg et al., "Trace Cache: A Low Latency Approach To High Bandwidth Instruction Fetching," Proceedings of the 29th Annual International Symposium on Microarchitecture, pp. 24-34, December 1996.
BSO	AH	E. Rotenberg et al., "Trace Processors," 30th Annual International Symposium on Microarchitecture (MICRO-30), Dec. 1997.
BSO	AI	T. J. Slegel et al., "IBM's S/390 G5 Microprocessor Design," IEEE Micro, pp. 12-23, March/April 1999.
BSO	AJ	J. E. Smith et al., "Implementing Precise Interrupts In Pipelined Processors," IEEE Trans. on Computers, 37(5):562-573, May 1988.
BSO	AK	G. S. Sohi et al., "A Study Of Time-Redundant Fault Tolerance Techniques For High-Performance Pipelined Computers," Digest of Papers, 19th International Symposium on Fault-Tolerant Computing, pp. 436-443, 1989.
BSO	AL	G. S. Sohi et al., "Instruction Issue Logic For High-Performance, Interruptible, Multiple Functional Unit, Pipelined Computers," IEEE Transactions on Computers, 39(3):349-359, March 1990.
BSO	AM	D. M. Tullsen, et al., "Simultaneous Multithreading: Maximizing On-Chip Parallelism," Proceedings of the 22nd Annual International Symposium on Computer Architecture, Italy, June 1995.
BSO	AN	D. Tullsen et al., "Exploiting Choice: Instruction Fetch And Issue On An Implementable Simultaneous Multithreading Processor," Proceedings of the 23rd Annual International Symposium on Computer Architecture (ISCA), May, 1996.
BSO	AO	S. K. Reinhardt et al., "Transient Fault Detection Via Simultaneous Multithreading" (12 p.).
BSO	AP	L. Spainhower et al., "IBM S/390 Parallel Enterprise Server G5 Fault Tolerance: A Historical Perspective," IBM J. Res. Develop. Vol. 43, No. 5/6, September/November 1999, pp. 863-873.
BSO	AQ	M. Franklin, "A Study Of Time Redundant Fault Tolerance Techniques For Superscalar Processors" (5 p.).
BSO	AR	K. Sundaramoorthy et al., "Slipstream Processors: Improving Both Performance And Fault Tolerance" (6 p.).

EXAMINER

DATE CONSIDERED

4/9/04

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP §609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to the applicant.

Form PTO-1449 (Modified) INFORMATION DISCLOSURE STATEMENT BY APPLICANT (Use several sheets if necessary)					Atty. Docket No. 1662-37200 (P00-3159)	Serial No. Not Yet Assigned	
					Applicants Shubhendu S. MUKHERJEE et al.	Priority No. 5/23/03	
					Filing Date Concurrently Herewith	Group No. Unknown	
REFERENCE DESIGNATION U.S. PATENT DOCUMENTS							
EXAMINER INITIAL	DOCUMENT NUMBER	DATE	NAME		CLASS	SUB-CLASS	FILING DATE IF APPROPRIATE
FOREIGN PATENT DOCUMENTS							
	DOCUMENT NUMBER	DATE	COUNTRY		CLASS	SUB-CLASS	Translation
							YES NO
OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.)							
BSO	AA	<i>AR-SMT: Microarchitectural Approach To Fault Tolerance In Microprocessors</i> , Eric Rotenberg, (8 p.).					
BSO	AB	<i>DIVA: A Dynamic Approach To Microprocessor Verification</i> , Todd M. Austin, Journal of Instruction-Level Parallelism 2 (2000) 1-6, Submitted 2/2000; published 5/2000 (26 p.).					
BSO	AC	<i>DIVA: A Reliable Substrate For Deep Submicron Microarchitecture Design</i> , Todd M. Austin, May/June 1999 (12 p.).					
EXAMINER				DATE CONSIDERED			
				4/9/04			